# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

TRANSMITTAL FORM  (to be used for all correspondence after initial file)		U.S. Pats are required to respond to a collect Application Number  Filing Date  First Named Inventor  Art Unit  Examiner Name  Attorney Docket Number	ent and T tion of inf 10/708 02/16/ Chien-			
Total Number of Pages in This Submission		-	ADTE	JUGGOUSA J		
	ENCL	OSURES (Check all th	at apply	· · · · · · · · · · · · · · · · · · ·		
Fee Transmittal Form  Fee Attached  Amendment/Reply  After Final  Affidavits/declaration(s)  Extension of Time Request  Express Abandonment Request  Information Disclosure Statement  Certified Copy of Priority Document(s)  Response to Missing Parts/ Incomplete Application  Response to Missing Parts under 37 CFR 1.52 or 1.53	P P P C C Remark			After Allowance communication to Technology Center (TC)  Appeal Communication to Board of Appeals and Interferences Appeal Communication to TC (Appeal Notice, Brief, Reply Brief)  Proprietary Information  Status Letter  Other Enclosure(s) (please Identify below):		
	URE O	F APPLICANT, ATTOR	NEY, C	DR AGENT		
Winston Hsu, Reg. No.: 41,526 Individual name Signature  Date						
2/	12/	2004				
CERTIFICATE OF TRANSMISSION/MAILING						
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.  Typed or printed name						

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Signature

Date

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PTO/SB/17 (10-03)

Approved for use through 07/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE aperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# FEE TRANSMITTAL for FY 2004

Effective 10/01/2003. Patent fees are subject to annual revision.

Applicant claims small entity status. See 37 CFR 1.27

TOTAL AMOUNT OF PAYMENT

(0)	0.00
(D)	0.00

Complete if Known				
Application Number				
Filing Date	02/16/2004			
First Named Inventor	Chien-Sheng Yang			
Examiner Name				
Art Unit		•		
Attaman Daglast Na	ADTROOSELISA			

METHOD OF PAYMENT (check all that apply)				FEE CALCULATION (continued)				
Check Credit card Money Other None			3. ADDITIONAL FEES					
Deposit A		_	<u>Large l</u>		Small	Entity		
Deposit			Fee Code	Fee (\$)		Fee (\$)	Fee Description	Fee Paid
Account Number	50-0801		1051	130	2051	• •	Surcharge - late filing fee or oath	ree Palu
Deposit Account	North America International Patent O	ffice	1052	50	2052	25	Surcharge - late provisional filing fee or	
Name			1053	130	1053	130	cover sheet Non-English specification	
	s authorized to: (check all that apply)			2.520	1812		For filing a request for ex parte reexamination	
i= *	(s) indicated below Credit any over		1804	920*	1804		Requesting publication of SIR prior to	
	additional fee(s) or any underpayment of fe	` '					Examiner action	
<u> </u>	<ul><li>(s) indicated below, except for the filing fe entified deposit account.</li></ul>	е	1805	1,840*	1805	1,840*	Requesting publication of SIR after Examiner action	
10 1110 00010 10	FEE CALCULATION		1251	110	2251	55	Extension for reply within first month	
1. BASIC FI			1252	420	2252	210	Extension for reply within second month	
Large Entity S			1253	950	2253	475	Extension for reply within third month	
Fee Fee		Fee Paid	1254	1,480	2254	740	Extension for reply within fourth month	
1	2001 385 Utility filing fee		1255	2,010	2255	1,005	Extension for reply within fifth month	
	2002 170 Design filing fee		1401	330	2401	165	Notice of Appeal	
1003 530	2003 265 Plant filing fee		1402	330	2402	165	Filing a brief in support of an appeal	
1004 770	2004 385 Reissue filing fee		1403	290	2403	145	Request for oral hearing	
1005 160	2005 80 Provisional filing fee		1451	1,510	1451	1,510	Petition to institute a public use proceeding	
	SUBTOTAL (1) (\$) 0.00	0	1452	110	2452	55	Petition to revive - unavoidable	
0 EVED 4 (			1453	1,330	2453	665	Petition to revive - unintentional	
2. EXTRA C	CLAIM FEES FOR UTILITY AND Fee from		1501	1,330	2501	665	Utility issue fee (or reissue)	
Total Claims	Extra Claims below	Fee Paid	1502	480	2502	240	Design issue fee	
Independent	-20** =   X     =		1503	640	2503	320	Plant issue fee	
Claims Multiple Deper	- 3** =   X   = = = = = = = = = = = = = = = =		1460	130	1460	130	Petitions to the Commissioner	
, ,	L		1807	50	1807	7 50	Processing fee under 37 CFR 1.17(q)	
Fee Fee	Small Entity Fee Fee Fee Description		1806	180	1806		Submission of Information Disclosure Stmt	
Code (\$)	Code (\$)		8021	40	8021	1 40	Recording each patent assignment per property (times number of properties)	
1202 18	2202 9 Claims in excess of 20		1809	770	2809	385	Filing a submission after final rejection	
1201 86	2201 43 Independent claims in exc						(37 CFR 1.129(a))	
1203 290	2203 145 Multiple dependent claim,	•	1810	770	2810	385	For each additional invention to be examined (37 CFR 1.129(b))	
1204 86	2204 43 ** Reissue independent o over original patent	aaims	1801	770	2801	385	Request for Continued Examination (RCE)	
1205 18	2205 9 ** Reissue claims in exce and over original patent		1802	900	1802		• • • • • • • • • • • • • • • • • • • •	
SUBTOTAL (2) (\$) 0.00			Other fee (specify)					
SUBTOTAL (2) [(\$) U.UU  **or number previously paid, if greater; For Reissues, see above			*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$) 0.00					
	, , , , , , , , , , , , , , , , , , ,						• • • • • • • • • • • • • • • • • • • •	

or number previ	ously palu, il greater, i	Or Meroades	5, 300 above				( <del>•</del> ) ( <del>•</del> )	
SUBMITTED BY						(Complete	(if applicable))	
Name (Print/Type)	Winston Hsu	10	/ _	Registration No.	41,526	Telephone	886289237350	
Signature		VV	un	lon be	RU	Date	3/12/2	1990
· · · · · ·								

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



PTO/SB/02B (11-00)
Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE


Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

# **DECLARATION** — Supplemental Priority Data Sheet

Additional foreign applications:							
Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached? YES NO			
092114483	Taiwan R.O.C	05/28/2003					

Burden Hour Statement: This form is estimated to take 21 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

## ولع ولع ولع ولع



INTELLECTUAL PROPERTY OFFICE
MINISTRY OF ECONOMIC AFFAIRS
REPUBLIC OF CHINA

茲證明所附文件,係本局存檔中原申請案的副本,正確無訛,其申請資料如下:

This is to certify that annexed is a true copy from the records of this office of the application as originally filed which is identified hereunder:

申 請 日: 西元 2003 年 05 月 28 日

Application Date

电 請 案 號: 092114483

Application No. 53

申 請 人: 友達光電股份有限公司

Applicant(s)

局 長 Director General



發文日期: 西元 <u>2003</u> 年 <u>7</u> 月 <u>10</u>日

Issue Date

發文字號:

09220695820

Serial No.

申請日期:	IPC分類	Ì	
申請案號:			)

(以上各欄	由本局填	發明專利說明書
	中文	電容式半導體壓力感測器
發明名稱	英文	CAPACITIVE SEMICONDUCTOR PRESSURE SENSOR
	姓 名 (中文)	1. 楊健生
=	姓 名 (英文)	1. Yang, Chien-Sheng
發明人 (共1人)		1. 中華民國 TW
	住居所 (中 文)	1. 台北市民生東路四段九十七巷四弄二十五號
	住居所 (英 文)	1. No. 25, Alley 4, Lane 97, Sec. 4, Min-Sheng E. Rd., Taipei City, Taiwan, R.O.C.
	名稱或 姓 名 (中文)	1. 友達光電股份有限公司
	名稱或 姓 名 (英文)	1.AU Optronics Corp.
Ξ		1. 中華民國 TW
申請人 (共1人)	(中文)	1. 新竹市新竹科學工業園區力行二路一號 (本地址與前向貴局申請者相同)
	(営業所) (英文)	1. No. 1, Li-Hsin Road 2, Science-Based Industrial Park, Hsin- Chu City, Taiwan, R.O.C.
	代表人(中文)	.李焜耀
	代表人 (英文)	.Lee, Kuen-Yao
• III WACHACKA	(DCS/IDY4/)33.4 F4.4/	ITMERINGLATERENDERASIONALIA ETA ETIT



### 四、中文發明摘要 (發明名稱:電容式半導體壓力感測器)

本發明係提供一種電容式半導體壓力感測器 (capacitive semiconductor pressure sensor)。該壓力感測器主要包含有一由金屬固定電極與一可動的複晶矽隔膜(diaphragm)所構成的平板電容(plate capacitor)設置於一非單晶矽基底上,以及一薄膜電晶體(TFT)控制電路電連接於該平板電容,用來控制該壓力感測器的操作。

五、(一)、本案代表圖為:第二圖

(二)、本案代表圖之元件代表符號簡單說明

30 電容式半導體壓力感測器


32 非單晶矽基底 34 複晶矽隔膜


36 複晶矽支承構件 38 密閉模穴

40 金屬固定電極 42 TFT控制電路

# 六、英文發明摘要 (發明名稱:CAPACITIVE SEMICONDUCTOR PRESSURE SENSOR)

A capacitive semiconductor pressure sensor noluding a plate capacitor composed of a metal stationary electrode and a movable polysilicon diaphragm positioned on a non-single-crystal-silicon-based substrate, and a thin film transistor (TFT) control circuit electrically connected to the plate capacitor for controlling the operation of the capacitive semiconductor






四、中文發明摘要 (發明名稱:電容式半導體壓力感測器)

六、英文發明摘要 (發明名稱:CAPACITIVE SEMICONDUCTOR PRESSURE SENSOR)

pressure sensor.



	4		
一、本案已向			
國家(地區)申請專利	申請日期	案號	主張專利法第二十四條第一項優先權
	•	無	
		7777	
二、□主張專利法第二十	工仪之一等一百值	<u>사 146 .</u>	
	立保之一另一項徵;	<b>尤推</b> :	
申請案號:		<b>–</b>	
日期:		無	
三、主張太宏係符合專利	注第一十46 第一項[	]第一卦归妻士[	]第二款但書規定之期間
	公和一一际外 次[		」另一似但音况及之期间
日期:			
四、□有關微生物已寄存	<b>於國外:</b>		
寄存國家:			
寄存機構:		無	
寄存日期:			
寄存號碼:			
□有關微生物已寄存為	个國內(本局所指定	之寄存機構):	
寄存機構:		伍	
寄存日期: 寄存號碼:		無	
□熟習該項技術者易 <b>方</b>	<b>~</b> 獲得 不須客左。		
	· · · · · · · · · · · · · · · · · · ·		
		· .	



#### 五、發明說明(1)

#### 發明所屬之技術領域

本發明係提供一種壓力感測器,尤指一種製作於一 非單晶矽絕緣基底上的電容式半導體壓力感測器 (capacitive semiconductor pressure sensor),以節 省製作成本。


#### 先前技術

氣壓或液壓測量是工業控制中相當重要的一環。一般而言,壓力量測的原理與方法有許多,針對應用於各個領域或特別需求,而有不同設計方法與考量。目前壓力感測器的設計方法主要包含有壓阻式

(piezoresistive)、壓電式 (piezoelectric)、電容式 (capacitive)、電位計式、電感電橋式、應變計式,以及半導體壓力感測器等。其中,由於電容式壓力感測器具有高靈敏度,與不易受外界環境影響等優勢,在市場上已逐漸受到矚目。

此外,由於各種壓力感測器尺寸方面的大幅縮小, 以製程、組裝和操作上的限制,一種新的微加工技術 (micromachining technology),可應用於製造各種微感 測元件(microsensor)及微致動器(microactuator),並 與微電子電路整合後可構成微系統 (microsystem),通





#### 五、發明說明 (2)

請參考圖一,圖一為習知電容式半導體壓力感測器10的剖面示意圖。如圖一所示,習知的壓力感測器10主要包含有一半導體基底(semiconductor substrate)12,例如一單晶矽基底或一矽覆絕緣(silicon on insulator, SOI)基底,一磊晶矽隔膜(epitaxial—silicon diaphragm)14,一磊晶矽基座(base)14設於半導體基底12上,用來固定隔膜14的兩端,使得隔膜14與广導體基底12之間形成一密閉模穴(sealed cavity)18,以及一摻雜區(doped region)20設於隔膜14下方的半導體基底12內。一般而言,隔膜14是用來當作一上電極或一可動(movable)電極,摻雜區20是用來當作一下電極或






#### 五、發明說明 (3)

固定(stationary)電極,且隔膜14與摻雜區20構成一平板電容(plate capacitor)。此外,習知的壓力感測器10另包含有一控制電路,例如一互補式金氧半導體(complementary metal-oxide semiconductor, CMOS)控制電路22設於基座16上或半導體基底12上,並電連接於該平板電容,主要是用來接收、處理並傳送該平板電容所輸出的訊號。

當一待測壓力施加於隔膜14,或是當隔膜14的內外 郊具有一壓力差時,隔膜 1 4的中央部分會受壓而產生形 變,並同時改變該平板電容的電容值,因此壓力感測器 10可以利用 CMO S控制電路 22來偵測該平板電容之靜電容 量 (electrostatic capacitance)變化量,以得到壓力之 變化。該平板電容其電容值的計算方程式為 C= μ A/d, 其 中 μ 為密閉模穴 18內所填充材料的介電常數值, A為平板 (亦即隔膜 14或掺雜區 20)的面積,而 d為平板 (亦即隔膜 14與摻雜區 20)之間的距離,而該電容變化量 ( $\Delta$  C=C-C<sub>0</sub>) 與壓力的關係為  $F=PA=kd_0(\Delta C)/C_0$ , 其中 F為感測器 的彈力,k為彈力係數,d為平板之間的初始距離,C為 平板電容的初始電容值。值得注意的是,若是填充於密 川模穴18內的材料其介電常數值不能保持為一定值,則 在測量壓力的過程中,壓力感測器10無法正常進行操 作,因此密閉模穴20之內部為真空是最佳測量狀態。此 外,由於該平板電容的電容值僅與物理狀態(physical





#### 五、發明說明 (4)


parameters)有關,因此可使用具有低熱膨脹係數 (thermal expansion coefficient)的材料來形成壓力感 測元件以得到靈敏度較佳的壓力感測器 10。

然而習知電容式半導體壓力感測器 10的半導體基底 12、隔膜 14與基座 16之材料皆包含有單晶矽或磊晶矽,雖然可測得壓力的靈敏度較高,但是由於矽晶圓片 (silicon wafer)與形成磊晶矽層的成本較高,對於競爭激烈的壓力感測元件市場而言,如何製作出成本較低且 5 質好的產品為目前一項重要的課題。

#### 發明內容

本發明之主要目的在於提供一種製作成本較低的電容式半導體壓力感測器。

在本發明之最佳實施例中揭露了一種電容式半導體壓力感測器,其包含有一非單晶矽基底,一可導電可動的複晶矽隔膜(conductive movable polysilicon diaphragm),一複晶矽支承構件(supporter)設於該非單晶矽基底上,用來固定該複晶矽隔膜之兩端,使得該複晶矽隔膜與該非單晶矽基底之間形成一密閉模穴,一固定電極(stationary electrode)設於該複晶矽隔膜係構之該非單晶矽基底上,該固定電極與該複晶矽隔膜係構





#### 五、發明說明 (5)


成一平板電容,以及一薄膜電晶體(thin film transistor, TFT)控制電路設於該非單晶矽基底上,並 電連接於該平板電容。

由於本發明之電容式半導體壓力感測器是製作於非單晶矽基底,例如玻璃基底或石英基底上,因此可大幅節省原材料的成本。此外,本發明利用複晶矽來形成一體成型的隔膜與其支承構件,不但可以降低製程成本,且適合量產以符合市場價格需求。

#### 實施方式

請參考圖二,圖二為本發明電容式半導體壓力感測 30的剖面示意圖。如圖二所示,本發明壓力 處測 過去要包含有一非單晶砂基底 32,一可轉動的複晶砂 馬膜 34,一複晶砂 基承構件 (supporter) 36設於非單晶砂 屬膜 34與非單晶砂 屬膜 34之兩端,使得複學 屬膜 34與非單晶砂 基底 32之間形成一窓閉模穴 38,一個 定電極 40設於複晶砂 區間形成 非單晶砂基底 32內, 又複晶砂隔膜 34與 固定電極 40分別用來當作壓力感測 以及一控制電路,例如一薄 膜電晶體 (thin film transistor, TFT)控制電路 42設於 非單晶砂基底 32上,並電連接於該平板電容所輸出的訊號。






#### 五、發明說明 (6)

同樣地,本發明電容式半導體壓力感測器 30的操作原理主要是利用複晶矽隔膜 34當作感測元件,當一待測壓力導入並施加於複晶矽隔膜 34上,使得複晶矽隔膜 34 受壓時其中央部分會因受力而凹陷變形,並與固定電極40間產生相對位置變化,同時改變該平板電容內的電容值,故可藉由量測電容值變化而得到待測壓力值。

而在本發明之最佳實施例中,非單晶矽基底 32是由支璃 (glass)所構成,且由於玻璃的熔點較低,為了避免後續形成的 TFT控制電路 42因溫度過高而對非單晶矽基底 32造成影響,因此本發明之 TFT控制電路 42需為一低溫複晶矽 (low temperature polysilicon, LTPS)TFT控制電路 0.2 非單晶矽基底 32亦可以由石英所構成,由於石英的熔點較高,因此本發明之下FT控制電路 42也可以為一高溫複晶矽 TFT控制 電路 42也可以為一高溫複晶矽 TFT控制 電路 0.2 中型 1.2 中型 1.2


值得注意的是,在本發明之最佳實施例中,控制電路 42是設於玻璃基底 32上,然本發明應用並不侷限於






#### 五、發明說明 (7)


此,本發明之控制電路 42亦可以設於一印刷電路板 (printed circuit board, PCB, 未顯示於圖二中)上,再利用一軟性印刷電路板 (flexible printed circuit board, FPC board, 未顯示於圖二中)電連接控制電路 42與該平板電容。此外,控制電路 42,例如包含有複數個積體電路晶片 (integrated circuit chip, IC chip)也可以直接設於一軟性印刷電路板上,再利用該軟性印刷電路板上,再利用該軟性印刷電路板電連接控制電路 42與該平板電容。再者,本發明之非單晶矽基底 32表面可另包含有一 TFT顯示區域 'display area, 未顯示於圖二中 ),用來顯示本發明之電容式半導體壓力感測器 30所偵測到的壓力變化值,以方便使用者觀察與測量。





#### 五、發明說明 (8)

以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所作之均等變化與修飾,皆應屬本發明專利之涵蓋範圍。



#### 圖式簡單說明

#### 圖式之簡單說明

圖一為習知電容式半導體壓力感測器的剖面示意圖。

圖二為本發明電容式半導體壓力感測器的剖面示意圖。


#### 圖式之符號說明

- 10 電容式半導體壓力感測器
- 12 半導體基底
- 14 磊晶矽隔膜 16 磊晶矽基座
- 18 密閉模穴 20 掺雜區
- 22 CMOS控制電路 30 電容式半導體壓力感測器
  - 32 非單晶矽基底 34 複晶矽隔膜
- 36 複晶矽支承購件38 密閉模穴
- 40 金屬固定電極 42 TFT控制電路




- 1. 一種電容式半導體壓力感測器 (capacitive semiconductor pressure sensor), 其包含有:
  - 一非單晶矽基底;
- 一可導電可動的複晶矽隔膜 (conductive movable polysilicon diaphragm);
- 一複晶矽支承構件 (supporter)設於該非單晶矽基底上,用來固定該複晶矽隔膜之兩端,使得該複晶矽隔膜與該非單晶矽基底之間形成一密閉模穴 (sealed cavity);
- 一固定電極 (stationary electrode)設於該複晶矽隔膜下方之該非單晶矽基底上,該固定電極與該複晶矽隔膜係構成一平板電容 (plate capacitor);以及
- 一薄膜電晶體 (thin film transistor, TFT)控制電路設於該非單晶矽基底上,並電連接於該平板電容。
- 2. 如申請專利範圍第1項之電容式半導體壓力感測器,其中該非單晶矽基底係為一玻璃基底。
- 3. 如申請專利範圍第 2項之電容式半導體壓力感測器其中該薄膜電晶體控制電路係為一低溫複晶矽 (low temperature polysilicon, LTPS)薄膜電晶體控制電路。
- 4. 如申請專利範圍第1項之電容式半導體壓力感測器





其中該非單晶矽基底係為一石英基底。

- 5. 如申請專利範圍第 4項之電容式半導體壓力感測器其中該薄膜電晶體控制電路係為一高溫複晶矽 (high temperature polysilicon, HTPS)薄膜電晶體控制電路。
- 6. 如申請專利範圍第 1項之電容式半導體壓力感測器, 其中該固定電極係包含有鋁 (A1)、鈦 (Ti)、鉑 (Pt)或合 全材質。
- 7. 如申請專利範圍第1項之電容式半導體壓力感測器其中該複晶矽隔膜與該複晶矽支承構件係為一體成型。
- 8. 如申請專利範圍第1項之電容式半導體壓力感測器其中該複晶矽隔膜係為一已掺雜 (doped)複晶矽隔膜。
- 9. 如申請專利範圍第1項之電容式半導體壓力感測器,其中該非單晶矽基底表面另包含有一薄膜電晶體顯示區域,係用來顯示該電容式半導體壓力感測器所偵測到的壓力變化值。
- 10. 一種電容式半導體壓力感測器 (capacitive semiconductor pressure sensor), 其包含有:



- 一絕緣基底;
- 一可導電可動的隔膜 (conductive movable diaphragm);
- 一支承構件 (supporter)設於該絕緣基底上,用來固定該隔膜之兩端,使得該隔膜與該絕緣基底之間形成一密閉模穴 (sealed cavity);
- 一固定電極 (electrode)設於該隔膜下方之該絕緣基底上;以及
  - 一控制電路電連接於該隔膜與該固定電極。
- 11. 如申請專利範圍第 10項之電容式半導體壓力感測器,其中該固定電極係包含有鋁 (A1)、鈦 (Ti)、鉑 (Pt)或合金材質。
- 12. 如申請專利範圍第10項之電容式半導體壓力感測器,其中該隔膜與該支承構件係為一體成型。
- 13. 如申請專利範圍第 12項之電容式半導體壓力感測器,其中該支承構件係包含有複晶矽 (polysilicon)。
- 14. 如申請專利範圍第 13項之電容式半導體壓力感測器,其中該隔膜係包含有已掺雜 (doped)複晶矽。
- 15. 如申請專利範圍第10項之電容式半導體壓力感測



- 器,其中該隔膜係包含有低電阻值的導電材料。
- 16. 如申請專利範圍第10項之電容式半導體壓力感測器,其中該絕緣基底係為一玻璃基底。
- 17. 如申請專利範圍第 16項之電容式半導體壓力感測器,其中該控制電路係設於該玻璃基底上,且該控制電路係包含有一低溫複晶矽薄膜電晶體 (low temperature polysilicon thin film transistor, LTPS TFT)控制電
- 18. 如申請專利範圍第10項之電容式半導體壓力感測器,其中該絕緣基底係為一石英基底。
- 19. 如申請專利範圍第 18項之電容式半導體壓力感測器,其中該控制電路係設於該石英基底上,且該控制電路係包含有一高溫複晶矽薄膜電晶體 (high temperature polysilicon thin film transistor, HTPS TFT)控制電路。
- 20. 如申請專利範圍第 10項之電容式半導體壓力感測器,其中該控制電路係設於一印刷電路板 (printed circuit board, PCB)上,且該控制電路係利用一軟性印刷電路板 (flexible printed circuit board, FPC



board)與該固定電極與該隔膜電連接。

- 21. 如申請專利範圍第 10項之電容式半導體壓力感測器,其中該控制電路係設於一軟性印刷電路板上,且該控制電路係利用該軟性印刷電路板與該固定電極與該隔膜電連接。
- 22. 如申請專利範圍第 10項之電容式半導體壓力感測器,其中該絕緣基底表面另包含有一薄膜電晶體顯示區域,係用來顯示該電容式半導體壓力感測器所偵測到的壓力變化值。

